

reference listed on the Form PTO-1449 is enclosed.

enclosed.

This Information Disclosure Statement is submitted:

1.

a.

b.

PATENT (5181-96400/P6647)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application No.: 10/008,255 Filed: November 9, 2001 Inventor(s): Carl B. Frankel Carl Cavanagh James P. Freyensee Steven A. Sivier Title: Distributed Simulation System Which is Agnostic to Internal Node Configuration	Examiner: Unknown Group/Art Unit: 2123 Atty. Dkt. No: 5181-96400 I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to Commissioner for Patents, Washington, DC 20231, on the date indicated below. Lawrence J. Merkel Name of Registered Representative 2/13/02
INFORMATION DIS	Signature Date CLOSURE STATEMENT
Commissioner for Patents Washington, D.C. 20231	CDOSCRE STATEMENT
Sir:	
Applicant requests consideration of [2]	the references listed on the attached Form PTO-

continued prosecution application under § 1.53(d);

1.491 in an International application;

continued examination under § 1.114.

within 3 months of the filing date of a national application other than a

within 3 months of the date of entry of the national stage as set forth in §

before the mailing of a first Office Action after the filing of a request for


after the events of above paragraph 1a and prior to the mailing date of a

final Office Action or Notice of Allowance, and thus:

the certification of paragraph 2 below is provided, or

a fee of \$180.00 is

before the mailing date of a first Office Action on the merits; or



7.		The listed documents were brought to the attention of the Applicant(s) after payment of the issue fee in the captioned case. The documents were cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. Applicant(s) request this Information Disclosure Statement and attached Form PTO-1449 be placed in the file of the captioned application.
8.		Applicant(s) requests that the Information Disclosure Statement and attached Form PTO-1449 and references, which are being filed before the grant of the patent and pursuant to 37 C.F.R. § 1.97(i), be placed in the file of the captioned application.
	If any	required fees are missing, the Commissioner is authorized to charge said fees to
Conley	, Rose &	Tayon, P.C. Deposit Account No. 50-1505/5181-96400/LJM.
		Lawrence J. Merkel Reg. No. 41,191 Agent for Applicant(s)
P. O. B Austin,		

Date: 2//3/02

Page 1 of 3

Form PTO-1449 (modified)

FEB 2. 5 2002

List of Patents and Publications For Applicant's Information Disclosure Statement

(Use several sheets if necessary)

ATTY. DKT. NO. 5181-96400

APPLICANT: Frankel, et al.

FILING DATE: November 9, 2001

•SERIAL NO. 10/008,255


GROUP: 2123

		U	I.S. PATENT	DOCUMENTS			
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
-	Al	5,812,824	9/22/98	Dearth, et al.		•	
	A2	5,732,247	3/24/98	Dearth, et al.			
	A3	5,881,267	3/9/99	Dearth, et al.		RE	
	A4	5,848,236	12/8/98	Dearth, et al.		F	EIVED
	A5	6,031,987	2/29/00	Damani, et al.		Test P	8 2002
	A6	5,910,903	6/8/99	Feinberg, et al.		ochnology (Sent-
,	A7	5,850,345	12/15/98	Son			8 2002 Center 2100
	A8	6,053,947	4/25/00	Parson			
	A9	5,870,585	2/9/99	Stapleton			
	A10	5,751,941	5/12/98	Hinds, et al.			
- ,	A11	5,634,010	5/27/97	Ciscon, et al.			
, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	A12	6,117,181	9/12/00	Dearth, et al.			
	A13	5,519,848	5/21/96	Wloka, et al.	•		
	A14	5,442,772	8/15/95	Childs, et al.			
	A15	5,339,435	8/19/94	Lukin, et al.			
-	A16	4,456,994	6/26/84	Segarra			
	A17	5,625,580	4/29/97	Read, et al.			
	A18	5,715,184	2/3/98	Tyler, et al.			
	A19	5,794,005	8/11/98	Steinman	-		
	A20	5,907,695	5/25/99	Dearth			
	A21	4,821,173	4/11/89	Young, et al.			
	A22	4,937,173	6/26/90	Kanda, et al.			
	A23	5,185,865	2/9/93	Pugh			
" "	A24	5,327,361	7/5/94	Long, et al.			
	A25	5,455,928	10/3/95	Herlitz			
	A26	6,345,242	2/5/02	Dearth, et al.			

EXAMINER:

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.



Form PTO-1449 (modified)

	FEB 2 5	2002	Page 2 of 3		
	O-1449 (modified)	ATTY. DKT. NO. 5181-96	400 SERIAL NO. 10/008,255		
	nts and Publications	A DDI ICA NIT. Enomiral et e	CPOUD 2122		
	cant's Information sure Statement	APPLICANT: Frankel, et a	GROOT: 2125 Charles		
	al sheets if necessary)	FILING DATE: November	9, 2001		
	OTHER ART	(Including Author, Title, Date, l	Pertinent Pages, Etc.)		
A28	"Rule Base Driven Conv Languages," Verschuere 1, August 25, 1998, page	n, A.C., IEEE Xplore, appears in Eur	Page 2 of 3 SERIAL NO. 10/008,255 GROUP: 2123 Pertinent Pages, Etc.) Structure Into Standard Hardware Description romicro Conference, 1998, Proceedings. 24 th , vol		
A29	"Modeling Communication with Objective VHDL," Putzke, et al., IEEE Xplore, appears in Verilog HDL Conference and VHDL International Use Forum, 1998, IVC/VIUF, Proceedings., 1998 International, March 16, 1998, pages 83-89.				
A30	"A Procedural Language Interface for VHDL and its Typical Applications," Martinolle, et al., IEEE Xplore, appears in Verilog HDL Conference and VHDL International Use Forum, 1998, IVC/VIUF, Proceedings., 1998 International, March 16, 1998, pages 32-38.				
A31	"The Verilog Procedural Interface for the Verilog Hardware Description Language," Dawson, et al., IEEE Xplore, appears in Verilog HDL Conference, 1996, Proceedings., 1996 International, February 26, 1996, pages 17-23.				
A32	"An Integrated Environment for HDL Verification," York, et al., IEEE Xplore, appears in Verilog HDL Conference, 1995, Proceedings., 1995 International, March 27, 1995, pages 9-18.				
A33	"The PowerPC 603 C++ Verilog Interface Model," Voith, R.P., IEEE Xplore, appears in Compcon Spring '94, Digest of Papters, Feb. 28, 1994, pages 337-340.				
A34	"Networked Object Oriented Verification with C++ and Verilog, Dearth, et al., IEEE, XP-002144328, 1998, 4 pages.				
A35	Patent Abstracts of Japan	n, publication no. 10326835, publish	ed December 8, 1998.		
A36	Patent Abstracts of Japan	n, publication no. 10049560, publish	ed February 20, 1998.		
A37	Patent Abstracts of Japan, publication no. 10340283, published December 22, 1998.				
A38	Patent Abstracts of Japan	n, publication no. 07254008, publish	ed October 3, 1995.		
A39	"Multiprocessing Verilog Simulator Exploits the Parallel Nature of HDLs." Lisa Maliniak, Electronic Design, Abstract, May 30, 1994, 1 page.				
A40	"It's A Multithreaded Wo	orld, Part I," Charles J. Northrup, BY	TE, May 1992, 7 pages.		
A41	"It's a Multithreaded World, Part 2," Charles J. Northrup, BYTE, June 1992, pp. 351-356.				
A42	"Weaving a Thread," Shashi Prasad, BYTE, October 1995, pp. 173-174.				
A43	"Making Sense of Collaborative Computing," Mark Gibbs, Network World Collaboration, January 10, 1994, 4 pages.				
A44	"Parallel Logic Simulation September 1994, pp. 255		ACM Computing Surveys, Vol. 26, No. 3,		
A45		es for Scientific and Technical Compebruary 1993, pp. 288-304.	outing," Cherri M. Pancake, Proceedings of the		
A46	"Distributed Simulation	Architecture, SW Environment, Ente	erprise Server Products," Purdue EE400		

EXAMINER:

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.

Presentation by Freyensee and Frankel, November 9, 2000, 13 pages.



Form PTO-1449 (modified) List of Patents and Publications
For Applicant's Information
Disclosure Statement

FEB 2 5 2002

ATTY. DKT. NO. 5181-96400

SERIAL NO. 10/008,255

APPLICANT: Frankel, et al.

GROUP: 2123

	eral sheets if necessary)	FILING DATE: November 9, 2001			
	OTHER ART (Including Author, Title, Date, Pertinent Page	s, Etc.)		
A47	"BNF and EBNF: What And 10.	re They And How Do They Work?," Lars Marius (Garshol, October 12, 1999, pp. 1-		
. A48	"VCK: Verilog-C Kernel," Testbench Automation, Distributed by Verilog Simulation, Hardware-Software Coverification, 2001 Avery Design Systems, Inc., 8 pages.				
A49	"Principles of Verilog PLI,	"Principles of Verilog PLI," Swapnajit Mittra, Silicon Graphics Incorporated, 1999, 10 pages.			
A50		"IEEE Standard Hardware Description Language Based on the Verilog® Hardware Description Language," IEEE, December 12, 1995, 8 pages.			
. A51		"OpenVera 1.0, Language Reference Manual," Version 1.0, March 2001, pp. 4-1 to 4-34, pp. 5-1 to 5-32, 6-1 to 6-22, 7-1 to 7-24, 11-1 to 11-50, 12-1 to 12-8, 13-1 to 13-14, 14-1 to 14-20, 15-1 to 15-118.			
A52	"VLSI Designe of a Bust A 1994, pp. 398-402.	"VLSI Designe of a Bust Arbitration Module for the 68000 Series of Microprocessors," Ososanya, et al., IEEE, 1994, pp. 398-402.			
A53	•	"A VHDL Standard Package for Logic Modeling," David R. Coelho, IEEE Design & Test of Computers, Vol. 7, Issue 3, June 1990, pp. 25-32			
A54	"Corrected Settling Time of the Distributed Parallel Arbiter," M.M. Taub, PhD., IEEE Proceedings, Part E: Computers & Digitals, Vol. 139, Issue 4, July 1992, pp. 348-354.				
			FEB 2 8 2002 Technology Center 2100		
			FEB 2 8 2002		
			Technology Centor o		

EXAMINER:

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.